Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 13157
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

conformal_lec 12.0

Indira S

HI

I have an RTL and netlist from DC compiler. My library files are .lib files and I read them as liberty libary files. Do I have to designate the library both to RTL and Netlist. I f I do so I get some error like cant find a pin x. So I read the library only for the revised netlist. Also in non - equivalent points, the bbox is non equivalent since pin x in revised doesnt have matching pin in golden.   

  •  

    Are you working with power ports? If not, it seems like the library files need to be cleaned-up.

    You will need library definitions for both golden and revised or else the set-up will be incomplete.

    The library cell and design code (e.g. verilog) need to match ports or else the design code is syntatically incorrect. If the cell is a black box then consider a stub model consisting of only the I/O. 

    During the compare, library cells should have the same pin names to be EQ. I searched the solutions and found a document which describes some ways of handling this.

    http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:ViewSolution;solutionNumber=1820164

     

    -ts

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.