• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. clock gating in RC

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 14488
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

clock gating in RC

doydodo
doydodo over 11 years ago

Hello.

What is the right way to insert clock gating in RC script?

How should i translate the following instructions form DC for RC ?

(DC) --> 

set_clock_gating_style -sequential_cell latch \

  -negative_edge_logic $CELL_NAME \

  -positive_edge_logic $CELL_NAME \

  -max_fanout 16 \

  -minimum_bitwidth 4 \

  -control_point before \

  -control_signal scan_enable

---------------------------------------------------------------------------------------------------------

(RC) -->

define_dft shift_enable -name scan_enable -active high $CELL_NAME1

define_dft shift_enable -name scan_enable -active low $CELL_NAME2

set_attr lp_insert_clock_gating true

set_attr lp_clock_gating_min_flops 4 [find/design -design $DESIGN]

set_attr lp_clock_gating_style latch [find/design -design $DESIGN]

set_attr lp_clock_gating_control_point precontrol [find/designs -design $DESIGN]

set_attr lp_clock_gating_test_signal scan_enable $DESIGN

 ---------------------------------------------------------------------------------------------------------

 Is it enough or there is something else needed?

 

 

  • Cancel
  • bmiller
    bmiller over 11 years ago

     That looks right.  If you want to limit the fanout of the clock_gater to 16, then you will also want to add the lp_clock_gating_max_flops attribute, and set it to 16.  However, I think it is better to let the PnR tool clone the clock gaters, if necessary, to meet timing to the enable signal.

    Also, be sure you set the lp_insert_clock_gating attribute to true BEFORE you read and elaborate your RTL.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information