• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Conformal LEC hier_compare only on 1 module

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 16284
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Conformal LEC hier_compare only on 1 module

Matt Hutson
Matt Hutson over 10 years ago

Hi,  so having a long history of using another vendors tools I am re/learning cadence ones.

Basically I have done an ECO at a sub-module.

I have rtl with the ECO and 1 big netlist of the top with the ECO. Luckily from a intermediate RC step with hierarchy.

So I tried an elaborate of the sub module. Which shows that the altered endpoints are ok, but fails for other optimized outputs across the hierarchy.

The full run takes 39 to 68 hours with heir_compare. The sub module takes 3 minutes.


Just need a clue as to what command to look at to analyze the sub module in context of the top.

Obviously I am now re-running the full top check to make sure nothing else has been affected.

Regards,

  Matt 

  • Cancel
  • Matt Hutson
    Matt Hutson over 10 years ago

    Well answering my own post. I found a couple of commands.
    ----------------
    write hier_compare  -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence \
    -MODULE <golden_module> <revised_module>
    &
    run hier_compare -ROOT_module <golden_module> <revised_module>
    -----------------
    For this design it has the similar affect as previous run:
    elaborate design -golden -root <golden_module>  -rootonly
    ----------------
    The heir_compare might mean some constraints would be passed down,
    and less modification to script for constraints at higher level though.

    However bit surprised the constant/unused flop removal is not worked out before heir compare.

    Of course I could still have missed some extra commands that might help.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Matt Hutson
    Matt Hutson over 10 years ago

    Well answering my own post. I found a couple of commands.
    ----------------
    write hier_compare     -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence \
    -MODULE <golden_module> <revised_module>
    &
    run hier_compare -ROOT_module <golden_module> <revised_module>
    -----------------
    This has a similar affect as :
    elaborate design -golden -root <golden_module>  -rootonly
    and compare.
    ----------------
    With heir_compare the script does not need to be changed so much at least.
    I was hoping that the constraints would also be passed down.

    However was a bit surprised the constant/unused flop removal is not worked out before heir compare.
    Of course I could still have missed some extra commands that might help ignore the unused outputs.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information