Stats

Locked Locked
Replies 2
Subscribers 63
Views 14672
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Delay in Or cad pspice

amrita1503 over 7 years ago

Hi,

i have designed half adder circuit in transistor level using or cad pspice simulation tool,

how to calculate the delay in orcad pspice for the schematic which i have designed in pspice.

Thanks in advance.

Parents

Alok Tripathi over 7 years ago

This can be calculated from simulation results.
Cancel
Vote Up 0 Vote Down

Cancel
amrita1503 over 7 years ago in reply to Alok Tripathi

is there anyway to generate delay report in pspice like how we do in xilinx .. i couldn't find in the simulation result..
Cancel
Vote Up 0 Vote Down

Cancel

Reply

amrita1503 over 7 years ago in reply to Alok Tripathi

is there anyway to generate delay report in pspice like how we do in xilinx .. i couldn't find in the simulation result..
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.