Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Forums Logic Design How to add logic when compile

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 74
  • Views 5586
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to add logic when compile

BaoP
BaoP over 1 year ago

Hi all,

I want to run simulation to check case the connection between modules be fixed 0/1 in specific time.

The idea is there will be logic (work same as isolation cell) be inserted in later phase to fixed value between 2 modules in specific time.

But I want to check it in early phase, when run simulation with RTL.

Example:

This checking apply to huge number of connection.

I came up with 2 idea:

1. Using Force command for all net of these net name connection. But there is a problem:

Connection A -> B: force at input of module B, logic inside at input of module A also be forced. I want to check only input of B be forced

2. Using UPF to define Isolation cell between module A and B. This same as my expectation but it is complex.

I wonder Xcelium support any solution for this case.

Thanks and Best regards,

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information