Google FeedBurner is phasing out its RSS-to-email subscription service. While we are currently working on the implementation of a new system, you may experience an interruption in your email subscription service. Please stay tuned for further communications.

Logic Design Forums

What kind of flops does state retention synthesis take?

iamKarthikBK
6 days ago

I have designed my own standard cell library using some commercial process technology. I am trying to synthesize a large design that is implemented as a retimed module whose latency is controlled by some config (The Verilog description is generated using Bluespec that takes config in a YAML file).

When I try to synthesize this design,

Error: Cannot synthesize the inserted flops. [RETIME-105] [retime] Make sure that a suitable library cell is available.

Retiming failed.

The synthesis tool is Cadence Genus. My guess is that State Retention Synthesis (going by the name) uses retention flops, and the standard cell library has only 2 sequential elements, A DFF with and without an async reset.

I am unable to find documentation about this on the web. I took a look at the Genus user manual but it just tells me -

RETIME-105 Severity Error

Description Cannot synthesize the inserted flops.

What's Next Make sure that a suitable library cell is available.

Any links/answers would be appreciated. Thanks in advance!

More Content

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.