• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Instance of standard cell does not have layout?

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 9653
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Instance of standard cell does not have layout?

KhanAmir
KhanAmir over 2 years ago

Hi,

I have synthesized a verilog code. When performing the pnr in innovus it is showing the error "Instance g5891__718 (similar for other) of the cell AND2_X6 has no physical library or has wrong dimension  values (<=0). Check your design setup to make sure the physical library is loaded in and attribute specified in library are correct.

When importing synthesized netlist in virtuoso then it says " Module AND2_X6, instantiated in the top module decoder, is not defined. Therefore the top module decoder will be imported as functional."

Please help what's going on here? 

  • Cancel
Parents
  • DimoM
    DimoM over 2 years ago

    Hi,

    Innovus complains that it has no information about the cell layout. You will have to check where it is defined and add this file to the list of LEF files. 
    Similarly for Virtuoso, when you import the netlist, you need to add the library containing this cell in the list of reference libraries.

    -Dimo

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • KhanAmir
    KhanAmir over 2 years ago in reply to DimoM

    Thanks Dimo for your reply. I am already giving the necessary lef file then why it is complaining? I synthesized my design using the worst case library and then gave the adequate lef files in the innovus. Do you think that the problem of innovus is related to problem of virtuoso, meaning by that the synthesized cell has no layout and has only some functional netlist/code? But after importing in virtuoso, even if it throws the above warning, I can see the schematic and the corresponding layout of all the components.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • DimoM
    DimoM over 2 years ago in reply to KhanAmir

    Please double-check that the LEF file you are loading contains proper definition of the missing cell.
    There is something Innovus does not like on your inputs, probably the cell definition is wrong, as the error message suggests.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • DimoM
    DimoM over 2 years ago in reply to KhanAmir

    Please double-check that the LEF file you are loading contains proper definition of the missing cell.
    There is something Innovus does not like on your inputs, probably the cell definition is wrong, as the error message suggests.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information