Stats

  • Locked Locked
  • Replies 0
  • Subscribers 63
  • Views 5345
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

UVM-MS verification library

KBragin

Hello!

I  found paper: "From Spec to Verification Closure: a case study of applying UVM-MS for first 

pass success to a complex Mixed-Signal SoC design".

How I can get a UVM-MS library release? 

 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.