Stats

  • Locked Locked
  • Replies 9
  • Subscribers 65
  • Views 22473
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

bidirectional wreal modeling (resistor in wreal)

freitas

Hello,

I'd like to model a resistor in verilog ams using wreal. That is, I need the equivalent of the "tran" primitive that exists in vanilla verilog.

module res (p,n);

inout p,n;

 //need a model here, something like tran t1(p,n)

endmodule 

I've tried to check the inouts for the `wrealZState to determine what port is actually actually driving and set the signal direction accordingly but I couldn't get good simulation results.

Has anyone already solved this problem?

Cheers 

Parents

  • No worries. For AMS verification issues, either the Custom IC Design or Mixed Signal Design forums will be fine - take your pick! Historically the Custom IC forum is busier, but that's because it's been around longer. I'm not sure it's really worth starting another forum.

    Regards,

    Andrew.

Reply

  • No worries. For AMS verification issues, either the Custom IC Design or Mixed Signal Design forums will be fine - take your pick! Historically the Custom IC forum is busier, but that's because it's been around longer. I'm not sure it's really worth starting another forum.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.