• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. about 64 - 32 bit binaries (ultrasim64)

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 64
  • Views 4974
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

about 64 - 32 bit binaries (ultrasim64)

Thodoros
Thodoros over 12 years ago

 Hello,

At the tool path "..../MMSIM101/tools/ultrasim/bin" I see the link to executable ultrasim64.

However I have to exclude ultrasim from the 64bit tools in order to run (my machine is i5 and tools run on centOS).

Is there a way to use 64bit binaries for ultrasim ?

 

Another question:

I use the following in order to simulate with spectreVerilog

setenv CDS_AUTO_64BIT EXCLUDE:spectreVerilog

However I remember the tool to argue about not supporting spectreVerilog in 64bit execution.

The simulation did not seem to stop but I ended it as it was too slow. Could not even see the first spectre pass. 

Is the key  spectreVerilog OK to use this tool in 32bit execution? Should I use UltraSim-Verimix or anything else instead?

 

Thanks for your time,

Thodoros

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    Thodoros,

    I don't really understand your question. I don't see why you can't use the 64bit binaries for Ultrasim? If you're running on a 64 bit OS (although the OS you're using is not a supported one), you should be able to run 64 bit version. Note that 64 bit doesn't make it faster - it just increases the memory capacity and so the ability to run larger designs.

    You can't use the word spectreVerilog in the CDS_AUTO_64BIT because this has to be the name of an executable, and there is no executable called spectreVerilog. I also believe that running 32 bit only makes sense if you are really using spectreVerilog.

    I would in general advise using AMS Designer (simulator "ams" in ADE) rather than spectreVerilog, because spectreVerilog is ancient and has had no significant work on it in many years (it uses Verilog-XL rather than the "NC" (INCISIVE) digital simulators); AMS Designer is our mainstream mixed-signal simulation solution, and supports spectre, APS, and Ultrasim as the analog solvers, and supports more languages, and also will work in 32 or 64 bit modes.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Thodoros
    Thodoros over 12 years ago

     Dear Andrew,

    Thanks for your quick reply.
    Indeed I cannot run Ultrasim in 64bit mode.

    Below is the message I get:

    Connecting to License Server ... Done.

    Error found by UltraSim.
        ERROR (USIM-12701): The UltraSim-Verimix (mixed mode) simulator option is
            not compatible with 64-bit platforms. The UltraSim simulator will exit
            the current session. Either run the simulation on a 32-bit platform or
            turn off the UltraSim-Verimix option before running the simulation
            again.
     

    I have:

    simop@vlsi-lab07 /home/simop/cadence/umc65ll_lib
    $ uname -m
    x86_64
    simop@vlsi-lab07 /home/simop/cadence/umc65ll_lib
    $ echo $CDS_AUTO_64BIT
    ALL
    simop@vlsi-lab07 /home/simop/cadence/umc65ll_lib
    $ virtuoso&
    [1] 26761

    Could it be a problem of the LD_LIBRARY_PATH?

    This  library is not set up with the new .cds_t_cshrc that configs the environment of
    all cadence tools.
    I have:

    simop@vlsi-lab07 /home/simop
    $ echo $LD_LIBRARY_PATH
    /usr/local/cuda/lib64:/usr/local/cuda/lib:/lib:/usr/lib:/usr/local/lib:/usr/X11R6/lib:/local/tools/cadence/soc/tools/lib:/lib64
     

    I chose to  use ultrasim and spectreVerilog as simulation tool because I have aTOd and dTOa units around the inputs - aoutputs of the

    main chip. So I simulate giving as input a verilog testbench.

    Can I do this with ams? (I am in trying to build a stimulus file for ams)

    Can I assign value to bus with ams?

     Thanks for your concern,

    Thodoros.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

     No, because you're setting CDS_AUTO_64BIT to ALL, it will try to run Ultrasim in 64 bit mode.

    So either do:

    unsetenv CDS_AUTO_64BIT

    or

    setenv CDS_AUTO_64BIT EXCLUDE:ultrasim

    No need to worry about the verilog part, because VerilogXL is only available in 32 bit mode anyway.

    Its nothing to do with LD_LIBRARY_PATH - it's just that you're running Ultrasim in 64 bit mode despite it telling you not to.

    Note that you can run 32 bit applications on 64 bit operating systems - just not the other way around.

    And yes - AMS has all the features of Verilog (or SystemVerilog, or VHDL) - so you can assign busses.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Thodoros
    Thodoros over 12 years ago

     Dear Andrew,

     I do not think that I understand sorry.

     Why does ultrasim tell me not to run in 64 bit mode? I think ultrasim64 can support this.
    Is it the mixed mode that cannot support it?

    Anyway I use
    setenv CDS_AUTO_64BIT "EXCLUDE:spectre,ultrasim"
    that bypasses 64 bit mode for both spectreVerilog and ultrasim.

    Thanks for the information you have given me about AMS. I will try to inclose the verilog
    testbench inside the stimulus file.

    Regards,

    Thodoros

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 12 years ago

    The message is not terribly well worded:

        ERROR (USIM-12701): The UltraSim-Verimix (mixed mode) simulator option is
            not compatible with 64-bit platforms. The UltraSim simulator will exit
            the current session. Either run the simulation on a 32-bit platform or
            turn off the UltraSim-Verimix option before running the simulation
            again.

     

    But what it is trying to sayto you that the mixed mode simulation cannot be run in 64 bit mode. This is (I believe) because the verilog part has to be 32 bit (because it's the ancient Verilog-XL; it's never been ported to a 64 bit version), the ultrasim side has to be too. So you need to run ultrasim in 32 bit mode when running with verimix.

    The message talks about platforms, but it's really the "bitness" of the executable that matters.

    Regards,

    Andrew. 

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Thodoros
    Thodoros over 12 years ago

     Understood, Thanks!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information