• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. OSCILLATOR DESIGN

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 13582
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

OSCILLATOR DESIGN

Sayantan55
Sayantan55 over 11 years ago

I am new to AMS language and design and I am trying to model an oscillator with the following features :  

a. The oscillator operates at a default freq of say 32Khz, with tuning applicability from 20Khz to 50Khz.

b. The oscillator operates in two power domains, one of 3.3v and other of 1.2v. 
c. When the 1.2 v domain is off, the model latches the entire state of the oscillator and keeps oscillating in that state. Any new input provided at that time will have no effect.
d. When the 3.3v domain is off, the model stops to oscillate and any latched state gets cleared.
e. The model can have a fault mechanism, wherein, any out of range freq generated, sets a fault flag, that remains latched as an output high, until cleared externally. During this state, the oscillator block will generate the high freqeuncy but at the output, the clock will get blocked until fault gets cleared.

 

Please can anybody here help me out with code snippets and guide me through the design ? Thanks in advance  

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    You also sent me two personal messages on this. I will not answer any quicker if people do this. For a start, I'm actually out of the office for a few days, so I'm unlikely to be able to answer - and will not be any more able to answer if you send me personal messages!

    Your question is a bit "can you write this for me" - I would suggest a good place to start is by teaching yourself the language. A good book is The Designer's Guide to Verilog-AMS. There are also sample models in rfLib, ahdlLib, bmslib in the Virtuoso samples in the installation.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information