• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Mixed-signal LVS netlist from schematic

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 13971
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mixed-signal LVS netlist from schematic

bdjones1
bdjones1 over 11 years ago
Hi,

I need some help running mixed-signal LVS on a 180nm CMOS design using IC 5.1.41 and Calibre LVS.

The top level design is a Cadence schematic that contains several analog blocks and a nested digital block.  I have a verilog view and symbol of the digital block, from which I generated a v2lvs spice netlist.  The v2lvs netlist includes the spice file from the IP library provider defining the standard cells.   The v2lvs netlist and digital block layout are LVS clean.  

I need to get LVS clean at the top level.  I'd like the Cadence netlister to use the v2lvs netlist for the digital block, but I'm struggling to get this to work.  I've tried importing the v2lvs netlist, but it doesn't like the include statement to the standard cell definitions.  I tried deleting the include statement, and adding empty subckt definitions for all the std cells, but CDL In still doesn't recognize the primitive cells.  

I've also tried importing the verilog (File > Import > Verilog), but it only imports the code as a functional view, and I haven't been able to get it to generate a schematic view containing the standard cells.  I've set "Import Structural Modules As" to schematic, but that seems to have no impact.

Any suggestions on generating a LVSable netlist of a nested digital block?
Thanks!!
Brian 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    Brian,

    Please contact customer support. Without seeing your verilog netlist and potentially other files too, it's going to be nigh on impossible to advise.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information