Stats

Locked Locked
Replies 0
Subscribers 64
Views 12751
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ams simulation failure in icfb5

Hi,

I'm running ams simulation for digital (verilog) and analog (schematic) blocks in a single testbench using hierachy config.

In topcell.vams, I instantiated i_cellA cellA(), and chose cellA as schematic in config file.

The irun.log error is "instance 'i_cellA' of design unit 'cellA' is unresolved in 'worklib.topCell:vams'.".

If I replace schematic view of cellA with an empty(port only) verilogams view, there will be no errors.

Thanks a lot.

icfb 5.10.41.500.6.149

mmsim 13.10.066

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.