• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. mixed signal simulation

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 15593
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

mixed signal simulation

KUMARJAYA
KUMARJAYA over 11 years ago
is it possible to simulate verilog netlist in cadence virtuoso?how to bind the standard netlist cell to the corresponding code?
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    That's exactly what AMS is for - you can have Verilog or VHDL or System Verilog or VerilogAMS or VHDL AMS descriptions of your blocks and simulate them in conjunction with pure analog parts (transistor level, or VerilogA). Standard cells would normally have either a Verilog or VHDL description (Verilog more commonly). 

    This is the kind of thing that the tutorial will show you how to use the hierarchy editor to pick appropriate views of each cell, and then simulate everything together.

    Unfortunately your question is extremely open ended (and not very clear) so it's hard to give a precise answer to a vague question...

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    That's exactly what AMS is for - you can have Verilog or VHDL or System Verilog or VerilogAMS or VHDL AMS descriptions of your blocks and simulate them in conjunction with pure analog parts (transistor level, or VerilogA). Standard cells would normally have either a Verilog or VHDL description (Verilog more commonly). 

    This is the kind of thing that the tutorial will show you how to use the hierarchy editor to pick appropriate views of each cell, and then simulate everything together.

    Unfortunately your question is extremely open ended (and not very clear) so it's hard to give a precise answer to a vague question...

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information