Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 14665
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Saving Selected Variables from Verilog-A module in AMS

aarthymani

Hi, 

I am looking for a way to save only the selected variable from the Verilog-A model. 

My simulator is  AMS + Spectre + APS 

I tried using saveahdlvars  = all, it worked well, but occupies a huge space on disk.

So I am trying to use, saveahdlvars  = selected  save compName:modifier but this is not working with AMS. I tried with and without APS.

( I also tried with Ultrasim, but the saveahdlvars  = all itself is not working)  

I would like to  know,

Is there any mistake in the syntax adopted? Is there any better way in AMS to save the Verilog-A variables. 

Could someone help me with the issue.

Thanks!

Aarthy

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.