• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. block modelling

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 12692
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

block modelling

JagdishP
JagdishP over 10 years ago

Hello,

Can anyone tell me what exactly is difference in wreal model and a verilogAMS model of a same block.

I know that the simulation time required to simulate a wreal model is less then compared with verilogAMS model.

I want to know that how simulator will behave when it encounters wreal and verilogAMS model?

Also does verilogAMS model of an ANALOG block is simulated using analog solver or using digital solver in CADENCE AMS DESIGNER?

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information