Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 2250
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Currents in VerilogAMS model "do not evaluate to an object that can be plotted"

mazorra

Hi,


I'm developing some VerilogAMS models for the analog parts of a mixed signal chip, looking to speed up full chip simulations.

The models are working and pretty much replicate the behavior of the analog chain.

In a last step, I added a resistor between vdd and vss of my model to account for the static power consumtion of each block.

However, when I simulate with ams in ADEXL and try to plot these currnts, I get the following error.

ERROR (WIA-1006): Unable to plot expression <IT("/I0/VDD" "/data/home/mazorra/Simulations/PACIFIC_test/full_channel_test/adexl/results/data/Interactive.416/1/PACIFIC_test:full_channel_test:2")>

because it does not evaluate to an object that can be plotted, like a waveform or

parametric wave. See the Visualization & Analysis Tool documentation for information

about the types of objects that can be plotted in Visualization & Analysis Tool. Only

the expressions that evaluate to those objects can be plotted.

I've tried to plot other currents but I get always the same output in the CIW.
 Is it possible to plot currents going in/out of a VerilogAMS model?

Jose

  • Jose,

    This works for me. Which version of the simulator (irun -version) and virtuoso (virtuoso -W or icfb -W if using IC5141) are you using? Which netlister are you using under Simulation->Netlist and Run Options in ADE.

    Have you specified the currents to be saved and plotted from ADE?

    Regards,

    Andrew.

  • Andrew,


    virtuoso yields

    "sub-version  IC6.1.4-64b.500.6"

    and irun

    "TOOL:    irun(64)    09.20-s022"

    In Simulation and Run Options "OSS-based netlister with irun" is selected, with incremental compilation and elaboration, everything else is empty except for "simulate"

    Those signals are checked both for plot and save.


    Regards,


    Jose

  • Jose,

    You have a simulator from 2009 and an environment from around 2010. It's not worth me spending time investigating if there was a bug in that timeframe when there have been 8 simulator releases and 2 major IC versions (which are less frequent) in the meantime.

    Please try with something more modern.

    Regards,

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.