• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. ncsim with Ultrasim very slow for post layout simulatio...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 13661
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ncsim with Ultrasim very slow for post layout simulation

dogrush
dogrush over 9 years ago

Hi,

I am using ams/ncsim with Ultrasim solver to simulate a mixed signal design.

For pre-layout of analog part, the simulation could be done within 10 mins.

But for post-layout of analog part, that is, to use the generated Calibre view instead of Schematic view, the simulation requires several hours to finish the total simulation.

I am wondering why the ams/ncsim simulator becomes so slowly for post-layout simulation?

Thanks.

Jerry

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Jerry,

    This depends on how the extracted view has been partitioned - if it has ended up with everything solved in the same partition and it's analog or SPICE, that will definitely get quite a bit slower because you have a much bigger matrix to solve. It's really hard to give advice here without understanding how things are set up so I'd strongly suggest you to contact customer support.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • dogrush
    dogrush over 9 years ago

    Hi Andrew,

    Yes. The scale of post-sim is larger than pre-layout. But it is not a little bit slower, actually it is much slower.

    In fact, for mixed simulation with post-layout of analog part, using UltraSim as solver is even slower than using Spectre solver.

    I noticed that it reason is somewhat related to the number of probed pins. That is, if the number of probed pins is larger, the simulation speed is significant slower when using UltraSim solver. I guess it maybe because the probed pins/ios will bring some negative effects for circuit partitioning when using UltraSim solver. If the number of circuit IOs or probed pins is smaller, the simulation will be much faster.

    For using Spectre, no circuit partitioning is performed, so the simulation speed will not be affected by the number of pins.

    Right?

    Thanks.

    Jianlei

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information