• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. stop & restart clock

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 64
  • Views 6953
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

stop & restart clock

Charanraj Mohan
Charanraj Mohan over 8 years ago

Hi,

Just a question. Can b silly. How to stop the clock and start again in a transient time ?? Say, the whole clock time has same period, pulse width, tr, tf, td. I can do it in Vpwl, but the clock I am planning has more cycles :(

Thanks in advance.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Yes - you could have four inputs - one with each of the two clock frequencies, and then an enabling signal for each which would multiply the corresponding input. The coefficients will get a little complex with pvcvsp because you don't care about the higher order terms, but it's doable. 

    Simpler would probably just be to use two vcvsp in AND mode (as described above) with the outputs connected in series. Then you'll get the sum of the enabled two clock frequencies - assuming you only have one enabled at a time, that would do exactly what you want.

    Or you could use the bit source with a pattern which was of the form 1100 for the second part of the waveform.

    As always, there are many ways you can solve this kind of problem.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Yes - you could have four inputs - one with each of the two clock frequencies, and then an enabling signal for each which would multiply the corresponding input. The coefficients will get a little complex with pvcvsp because you don't care about the higher order terms, but it's doable. 

    Simpler would probably just be to use two vcvsp in AND mode (as described above) with the outputs connected in series. Then you'll get the sum of the enabled two clock frequencies - assuming you only have one enabled at a time, that would do exactly what you want.

    Or you could use the bit source with a pattern which was of the form 1100 for the second part of the waveform.

    As always, there are many ways you can solve this kind of problem.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information