• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Noise simulation shows wrong result when ideal current sources...

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 64
  • Views 19179
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Noise simulation shows wrong result when ideal current sources are present

mhasan14
mhasan14 over 7 years ago

I tried to measure noise contribution of a MOSFET in the following circuit arrangement. The current source is ideal. I would measure noise current from ADE noise simulation. However the noise current  does not seem to be what is expected. The values are way too low. The noise current does show 1/f pattern over 10mHz to 1kHz, however the noise is much lower than the thermal noise value. The  thermal noise should be around 2*q*I and at lower frequencies 1/f would dominate. But I see the noise current six orders of magnitude lower than the thermal noise. Shorting out the current source displays expected result however. I measure noise current by attaching a zero volt voltage source at the source of the MOSFET and probe current from it.

The question is what is going wrong here. If I replace the MOSFET with an analog resistor noise current output is zero.

In had calculations we would open up the ideal current source and all the noise current of MOSFET flows through the MOSFET. So I expect to see the same result from simulation.

  • Cancel
Parents
  • mhasan14
    mhasan14 over 7 years ago

    I guess that is why the current output is so low. Anyway, the hand calculation I was talking about is something like in the picture. Even if the current source is ideal the noise current flows through the drain source resistance. But I think I would not be able to see that current by placing the zero volt source at the source.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • mhasan14
    mhasan14 over 7 years ago

    I guess that is why the current output is so low. Anyway, the hand calculation I was talking about is something like in the picture. Even if the current source is ideal the noise current flows through the drain source resistance. But I think I would not be able to see that current by placing the zero volt source at the source.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • LuisGutierrez
    LuisGutierrez over 7 years ago in reply to mhasan14

    There's no such thing as "the noise current flows through the drain source resistance". The drain source resistance is an abstraction used in order to illustrate the physical behavior of the device. The current flows from drain to source via the channel. It will have a noisy component be it by channel traps or electron/hole collisions in the silicon lattice, etc. If you force a mathematical value to flow through the transistor that's what you're gonna get in the simulator. Use a current mirror to replace I1.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information