Stats

Locked Locked
Replies 1
Subscribers 64
Views 14363
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem in applying built-in Connect Rule

HANNN over 7 years ago

Hi. This is my first time in mixed-signal simulation.

I was trying to apply connect rule.

And I got this error. MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'

I attatch full log file below.

Fullscreen simulation.log Download

ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/simulation/MCA/2x2MCA/adexl/results/data/Interactive.3/1/MCA:2x2MCA:1/netlist/ihnl/MCA/cds_globals/2x2MCA_config/verilog.vams
	module MCA.cds_globals:2x2MCA_config
		errors: 0, warnings: 0
ncvlog: Memory Usage - 8.6M program + 8.3M data = 16.9M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 60.7% cpu)
Successfully compiled ('MCA' 'cds_globals' '2x2MCA_config').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/simulation/MCA/2x2MCA/adexl/results/data/Interactive.3/1/MCA:2x2MCA:1/netlist/ihnl/MCA/cds_globals/2x2MCA_config/verilog.vams
	module MCA.cds_globals:2x2MCA_config (up-to-date)
		errors: 0, warnings: 0
ncvlog: Memory Usage - 8.6M program + 8.1M data = 16.7M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 100.0% cpu)
Successfully compiled ('MCA' 'cds_globals' '2x2MCA_config').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/affirma_ams/etc/connect_lib/connectLib/ConnRules_18V_basic/connect/verilog.vams
ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncvlog	08.20-p001
  HOSTNAME: vlsi12
  OPERATING SYSTEM: Linux 2.6.18-194.el5 #1 SMP Fri Apr 2 14:58:14 EDT 2010 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'
-----------------------------------------------------------------
ncvlog: Memory Usage - 8.6M program + 8.0M data = 16.6M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.1s, 11.5% cpu)
Failed to compile ('connectLib' 'ConnRules_18V_full_fast' 'connect').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/affirma_ams/etc/connect_lib/connectLib/ER_bidir/module/verilog.vams
ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncvlog	08.20-p001
  HOSTNAME: vlsi12
  OPERATING SYSTEM: Linux 2.6.18-194.el5 #1 SMP Fri Apr 2 14:58:14 EDT 2010 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'
-----------------------------------------------------------------
ncvlog: Memory Usage - 8.6M program + 8.2M data = 16.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 79.6% cpu)
Failed to compile ('connectLib' 'ER_bidir' 'module').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/affirma_ams/etc/connect_lib/connectLib/E2R/module/verilog.vams
ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncvlog	08.20-p001
  HOSTNAME: vlsi12
  OPERATING SYSTEM: Linux 2.6.18-194.el5 #1 SMP Fri Apr 2 14:58:14 EDT 2010 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'
-----------------------------------------------------------------
ncvlog: Memory Usage - 8.6M program + 8.1M data = 16.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 94.2% cpu)
Failed to compile ('connectLib' 'E2R' 'module').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/affirma_ams/etc/connect_lib/connectLib/Bidir_2/module/verilog.vams
ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncvlog	08.20-p001
  HOSTNAME: vlsi12
  OPERATING SYSTEM: Linux 2.6.18-194.el5 #1 SMP Fri Apr 2 14:58:14 EDT 2010 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'
-----------------------------------------------------------------
ncvlog: Memory Usage - 8.6M program + 8.1M data = 16.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 84.5% cpu)
Failed to compile ('connectLib' 'Bidir_2' 'module').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/affirma_ams/etc/connect_lib/connectLib/E2L_2/module/verilog.vams
ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncvlog	08.20-p001
  HOSTNAME: vlsi12
  OPERATING SYSTEM: Linux 2.6.18-194.el5 #1 SMP Fri Apr 2 14:58:14 EDT 2010 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'
-----------------------------------------------------------------
ncvlog: Memory Usage - 8.6M program + 8.1M data = 16.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 82.7% cpu)
Failed to compile ('connectLib' 'E2L_2' 'module').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/affirma_ams/etc/connect_lib/connectLib/L2E_2/module/verilog.vams
ncvlog: *F,INTERR: INTERNAL ERROR
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncvlog	08.20-p001
  HOSTNAME: vlsi12
  OPERATING SYSTEM: Linux 2.6.18-194.el5 #1 SMP Fri Apr 2 14:58:14 EDT 2010 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'connectLib'
-----------------------------------------------------------------
ncvlog: Memory Usage - 8.6M program + 8.1M data = 16.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 79.9% cpu)
Failed to compile ('connectLib' 'L2E_2' 'module').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/65nm/MCA/row_switch/verilogams/verilog.vams
	module MCA.row_switch:verilogams
		errors: 0, warnings: 0
ncvlog: Memory Usage - 8.6M program + 8.3M data = 16.9M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.1s, 9.1% cpu)
Successfully compiled ('MCA' 'row_switch' 'verilogams').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/simulation/MCA/2x2MCA/adexl/results/data/Interactive.3/1/MCA:2x2MCA:1/netlist/ihnl/MCA/memristor/veriloga/verilog.vams
	module MCA.memristor:veriloga (up-to-date)
		errors: 0, warnings: 0
ncvlog: Memory Usage - 8.6M program + 8.1M data = 16.8M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 58.6% cpu)
Successfully compiled ('MCA' 'memristor' 'veriloga').
ncvlog: 08.20-p001: (c) Copyright 1995-2008 Cadence Design Systems, Inc.
file: /home/kkh4969/simulation/MCA/2x2MCA/adexl/results/data/Interactive.3/1/MCA:2x2MCA:1/netlist/ihnl/MCA/2x2MCA/schematic/verilog.vams
	module MCA.2x2MCA:schematic
		errors: 0, warnings: 0
ncvlog: Memory Usage - 8.6M program + 8.3M data = 16.9M total
ncvlog: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 30.7% cpu)
Successfully compiled ('MCA' '2x2MCA' 'schematic').
Compilation failed.
Successfully compiled: 5
Failed to compile: 6

Thank you

Andrew Beckett over 7 years ago

First of all, you’re using an ancient version of the simulator - why are you using something that is probably getting on for 10 years old?

There’s an article on this error on support.cadence.com - article 11361194 - can’t easily add the link as I’m replying from my phone. The cause is usually that the .pak file in the root of the library (connectLib) is zero-sized for some reason. You may need to delete it.

Regards,

Andrew
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.