• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. controlling mismatch & other related queries.

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 2523
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

controlling mismatch & other related queries.

Charanraj Mohan
Charanraj Mohan over 7 years ago

Hello,

 I have few queries related to mismatch-

1. In my understanding if we select 'mismatch' in MC simulation, it means comparing electrical parameters between identical devices on a single wafer. It is the statistical variation due to differences in local doping, patterning & other manufacturing variables, which results in difference in device performance. Where as, on the other hand, when we select 'process' in MC simulation it is the same statistical variation, but it is the variation of devices in different wafers (can run 5 simulations if there is same circuit in 5 different wafers to get an estimate). And when I choose 'both', this gives an estimate of statistical variation of both identical devices on wafer & wafer-to-wafer variations. Am I right in all above views ? Plz correct me if am wrong.

2. In current mode circuits (like a basic current mirror or even a differential pair) one can keep the mismatch less by avoiding minimum length (CD control or reverse short-length effect) of the MOSFETs, using specific matching structures in the layout like using common-centroid (quad) layouts, inter-digitized scheme or even using square shaped MOSFETs (having W=L & connecting them in parallel, if W>L), have same orientation, have current flow in same direction, avoid metal covering on matched-transistors, etc. Is there any technique to keep mismatch low in generic CMOS circuits ? Also, Is there any other technique where one can reduce mismatch in MOSFETs that work in saturation, sub-threshold & linear region, as I am interested to know mismatch-reduction by MOSFET's operating region-wise, if it relates ? 

3. Specifically for controlling mismatch in circuits that handles low current (says in nA or pA) if there is any good book/reference, plz recommend. (Ignore if you know only the generic layout design books)

Thanks in advance Slight smile

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    Some attempts at answers:

    1. Yes, although the variation probably isn't "the same statistical variation". The standard deviation is likely to be different for mismatch and process variation.
    2. The approaches that you describe are not just for current mode circuits; it's any time you need the behaviour of the devices to be as consistent as possible. I'm not sure there are any different techniques that you'd apply just because the device is in a different region. Note, I should point out that mismatch analysis in Monte Carlo is really to analyse the remaining random variation and is not about the variation caused by poor layout matching practices. Of course, if you're looking at a circuit that is sensitive to mismatch of certain devices then the ones you need to focus on are likely to be the same as those which show up as significant contributors based on their random variation.
    3. Can't answer this, sorry.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    Some attempts at answers:

    1. Yes, although the variation probably isn't "the same statistical variation". The standard deviation is likely to be different for mismatch and process variation.
    2. The approaches that you describe are not just for current mode circuits; it's any time you need the behaviour of the devices to be as consistent as possible. I'm not sure there are any different techniques that you'd apply just because the device is in a different region. Note, I should point out that mismatch analysis in Monte Carlo is really to analyse the remaining random variation and is not about the variation caused by poor layout matching practices. Of course, if you're looking at a circuit that is sensitive to mismatch of certain devices then the ones you need to focus on are likely to be the same as those which show up as significant contributors based on their random variation.
    3. Can't answer this, sorry.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Charanraj Mohan
    Charanraj Mohan over 7 years ago in reply to Andrew Beckett

    Thanks Andrew Slight smile

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information