• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. unable to simulate this veriloga code in cadence

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 14079
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

unable to simulate this veriloga code in cadence

noob1
noob1 over 7 years ago

To the respected form members I am noob to this I have a Veriloga code with me but I am facing parsing error with it The code is genuine and i want to know where it get wrong thank you.

code:

https://drive.google.com/open?id=0BxdIdGj7u4DWeTdQUUlpOW5ZUUJpLWRKaTRPSGRLemVTZjNN

this is the google link for the

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    First you should read the Forum Guidelines. You didn't say where you were getting these parser errors (which tools, which versions) or what the errors are.

    I tried reading the file in spectre. There are two issues:

    1. The file has strange line endings. Normally on Windows you'd have "CRLF" (carriage return+line feed) or on Linux you'd have "LF" (line feed only). This has Carriage return only - and that seems to trouble the spectre parser (it troubles lots of things to be honest). I fixed that by doing (in Linux):
        mv ucsb_2dfet.va ucsb_2dfet_orig.va
        cat ucsb_2dfet_orig.va | tr '\r' '\n' > ucsb_2dfet.va
    2. Then it fails with this:

      Error found by spectre during AHDL read-in.
        ERROR (VACOMP-2259): "modulel<<--? tmdfet(S,D,Gt,Gb); "
          "ucsb_2dfet.va", line 5: syntax error.
        ERROR (VACOMP-1814): Maximum allowable errors exceeded. Exiting AHDL
          compilation....

      That's because at the beginning it starts with "modulel" and it should be "module". If I fix that, all is OK (well, it compiles and simulates - I can't vouch for whether the model works OK or not).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • noob1
    noob1 over 7 years ago in reply to Andrew Beckett

    Thanks sir,

    You are right about the EOL . IT has been helpful.

    Regards,

    Hafi.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information