• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. how to measure corner frquency in verilogA

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 64
  • Views 14315
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

how to measure corner frquency in verilogA

vamshiky
vamshiky over 7 years ago

Hi, 

I want to access a node voltage (in AC sim) and measure the 3db frequency in verilogA , please help me with the syntax. 


Here the motivation is use this info and adjust some trim bits to tune the corner freq.. just like any other calibration loop. 


Thanks, 
yvkrishna 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 7 years ago

    You can't do this in VerilogA (you can't really create frequency-domain descriptions, and certainly not this kind of measurement). Typically such a test of a calibration loop would be done with the ADE XL (or Assembler) "pre-run script" mechanism.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • vamshiky
    vamshiky over 7 years ago in reply to Andrew Beckett

    ok,

    Can calibrated verification approach using ADEXL(with calcVal ) work in this case?

    Thanks,

    yvkrishna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to vamshiky

    Yes, or using the ADE-XL "pre-run script" mechanism - which allows you to run a scripted calibration loop. That's good for doing (say) a binary search for the solution.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • vamshiky
    vamshiky over 7 years ago in reply to Andrew Beckett

    If you remember any example similar to my requirement(filter corner freq. trim) please point to it.

    -Thanks,

    yvkrishna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • vamshiky
    vamshiky over 7 years ago in reply to Andrew Beckett

    If you remember any example similar to my requirement(filter corner freq. trim) please point to it.

    -Thanks,

    yvkrishna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to vamshiky

    We have an example workshop that we could provide via a customer support case. Other than that, I suggest going over the test name in ADE XL, using the right mouse button, and then selecting pre-run script. Enable it, and then hit the Load Template button - you'll get a pretty reasonable idea from the template how to go about running the calibration. 

    Actually, better still, I just checked and we have a rapid adoption kit: Techniques for Simulating Calibrated Circuits with Virtuoso ADE Assembler

    It's focussed on the newer ADE Assembler tool, but most of the techniques (other than the Run Plans) would work in ADE XL (the database will be set up for ADE Assembler though, I believe).

    Regards,

    Andrew. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information