Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 14434
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Simulation of simple Verilog-AMS testbench failed

pyohayo

Hello,

I've just tried to simulate simple ADC example using the following command:

irun adc.vams testbench.vams

... and got the following message:

irun: 12.10-s019: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
*WARNING* voInit failed to find the passwd entry for (null), using '/tmp' for a home directory.
The most likely cause of this problem is the failure of NIS lookups.

Any ideas ?

Thanks.

  • I've tried the same command on the computer of my colleague (who has newer version of OS) and the error message is quite different:

    [Amsspice] *Error*: : No such file or directory

    irun: *E,SPCERR: The program encountered one or more errors while processing the input SPICE file(s) in the AMSD flow. For details, see the following messages.

    Strange ... after all both files are Verilog-AMS, not spice.

  • in reply to pyohayo

    You are using an ancient version of the simulator, which is probably not a good idea anyway (not sure why this would be happening without more details). So I'd start by using something more recent - ideally XCELIUM1903 or if not INCISIVE152, and if it's still an issue, contact customer support so that we can take a look.

    Andrew.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.