Stats

Locked Locked
Replies 0
Subscribers 64
Views 12806
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Using AMS simulation final values as stimulus for RF circuit

I am interested in creating a verification flow where my digital core is simulated in a verilog view with the analog/RF core in an empty or stub view (or similar) in order to get the digital outputs into a certain state with minimal overhead from Spectre, then using the final AMS transient simulation voltages on the digital to analog interface pins as a stimulus to simulate the analog/RF core in SpectreRF. Has anyone tried this and have feedback or ideas?

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.