• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Generated single flat AMS netlist

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 64
  • Views 15971
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generated single flat AMS netlist

sansh
sansh over 5 years ago

Hi Andrew and all,

I have an AMS design inside Virtuoso. My top level config view has mix of schematic, spectre, verilogams and verilog views. I want to generate single command line netlist of this design. My final goal is to encrypt this netlist and send it to third party. I believe, generating single AMS netlist will make encrypting easier. 

Right now, I am generating command line AMS netlist from ADE (ADE->Export->Simulation scripts for irun). This creates a self contained netlist directory in unix terminal. It has single netlist.vams file. However all text files(verilog and verilogams) are present in their individual cell directories and referenced in "irunArgs" text file using -f switch.

Is there a way I can dump a single netlist.vams file which will append all verilog verilogams file content in the same netlist. Then I can just encrypt this single netlist file and pass it to third party?

I'm using AMS-UNL netlister, IC618 ISR4 and Xcelium 19.03

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    No, not as far as I know. You'd have to assemble it yourself, but that's not going to be possible because you can't have multiple languages in a single file (I didn't notice that when I started typing this!). So no is definitely the answer, even assembling it yourself wouldn't be possible.

    Sorry.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sansh
    sansh over 5 years ago in reply to Andrew Beckett

    Hi Andrew. I have only verilog and VerilogAMS languages in my design. ADE already generates netlist.vams file. Since vams is superset of verilog, I don't think single netlist.vams file would be an issue?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 5 years ago in reply to sansh

    Possibly, unless you use any reserved Verilog-AMS words in the Verilog code. It's probably OK though, but you can check that by assembling it yourself and trying it out, I guess. It doesn't make any sense for Cadence to provide an option to do this because it would only work in a narrow set of circumstances.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sansh
    sansh over 5 years ago in reply to Andrew Beckett

    Thanks Andrew for clarification. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information