Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 13273
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is it possible to create and simulate SystemC cell view within Virtuoso ADE environment

strat57

Is it possible to create and simulate a SystemC cell view within the Virtuoso ADE environment.  I can easily create Verilog-AMS views in Virtuoso and simulate them using the AMS simulator.  This just seems to run a co-simulation between Xcelium (xrun) and Spectre.  I can also compile and simulate the SystemC module in Xcelium (xrun).  It would therefore seem logical that I should be able to use the AMS simulator within Virtuoso ADE to simulate mixed signal designs that include SystemC blocks.  However, I don't see an option for SystemC cell views.

Thanks

Trent

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.