Stats

Locked Locked
Replies 1
Subscribers 64
Views 15452
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Building Config tree for System Verilog Testbench when using external HDL

I have a hierarchial external HDL testbench. I am wanting to use the config editor to have a full hierarchy tree of the System Verilog testbench. My issue is that unless I copy the HDL code into individual SV views inside a library in Virtuoso, the instantiated modules within the HDL cannot be found to build the tree view. Is there a way I can have the config tree populate the submodules without having to copy the code into each SV view per module?

Thanks!

Andrew Beckett over 5 years ago

No. The hierarchy editor can only see modules that are within the Virtuoso libraries. You could use cdsTextTo5x to import it instead if that makes it easier?

Andrew
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.