Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 14044
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AMS simulations with DSPF netlist

PrasadAMSEng

Hi ,

 A cell with the name "CELL1" has bus ports, for example "sig<3:0>" , and it's instantiated in another cell "TOP1"  that has config view and wanted to run AMS simulations with DSPF netlist of "CELL1".

  When config view of "TOP1" is netlisted , netlist.vams file has definition of "CELL1" shown below

  module CELL1(sig)

 .........

  endmodule

The DSPF netlist file has definition of "CELL1" as

 .SUBCKT  CELL1 sig<3> sig<2> sig<1> sig<0>

...................

 .ENDS

   Flatten buses in DSPF netlist creates pin mismatches while replacing definition of "CELL1" in verilogams format with that of DSPF.

  Tried setting variables simVerilogFlattenBuses=t  & hnlVerilogUseFlatternTermName=t but didn't solve the issue.

  

Received warning that "  The specified value 't' for the variable simVerilogFlattenBuses is not supported.

 Please help to resolve this issue.

Thanks & Regards,

Prasad

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.