• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Layout in cadence

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 13530
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout in cadence

Priti gupta
Priti gupta over 5 years ago

Hello SIr

How can I  excess my fourth terminal of the MOSFET in the layout using SCL Pdk o I need to change my Pdk.

Kindly reply as soon as possible.

Thanks

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Perhaps you should contact SCL? (I'd never come across SCL before now, but I see it's a research organisation in India).

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information