• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. How to Introduce a CDL Netlist for and Instance in AMS ...

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 12689
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to Introduce a CDL Netlist for and Instance in AMS Simulation

baltacican87
baltacican87 over 4 years ago

Hello,

 

I am using IC6.1.8-64b and xcelium 19.03.012. The simulator I am using is ams.

 

My goal is to run an AMS simulation where one of the cells in the schematic is introduced with a .cdl netlist file (a transistor level netlist). For that, I tried the combinations of the following and it failed in all cases:

  • I create a symbol for the cell and in the config view I introduced this cell as
    1. auCdl
    2. Mark ads External HDL
    3. Specify Spice Source File (.cdl file provided here)
  • In Simulation Files, I introduced the .cdl file under
    1. Include Paths (I provided the path to .cdl file)
    2. Definition Files
    3. PSpice Files AMS UNL Only
    4. Parasitic Files (DSPF) AMS UNL Only

I got two error messages depending on which combination I tried:

 

1)

xmelab: *F,OSSPDA: Instance 'X' of cell 'Y' is configured to a HDL cellview in Cadence Hierarchy Editor (HED). However, it is resolved to a SPICE primitive during elaboration. Revisit its configuration settings and design set up to resolve that inconsistency.

xmelab: Memory Usage - Final: 37.1M, Peak: 37.1M, Peak virtual: 108.1M

xmelab: CPU Usage - 0.1s system + 0.0s user = 0.1s total (0.1s, 68.6% cpu)

xrun: *E,ELBERR: Error during elaboration (status 2), exiting.

 

2)

Y X (.VSS( net8 ), .VDD( net7 ), …….

                        |

xmelab: *F,OSDINF (./netlist.vams,33|24): instance ' tb_Y.X' of design unit 'Y' is a leaf instance and is unresolved in cellview 'lib.tb_Y:schematic'. Ensure that the design unit is either pre-compiled or its corresponding text file is specified for compilation. Also, check the binding for this instance in Cadence Hierarchy Editor to confirm if it is set to externalHDL or addStopPoint or if nlAction is set to 'stop' for the specified instance.

xmelab: Memory Usage - Final: 37.1M, Peak: 37.1M, Peak virtual: 108.1M

xmelab: CPU Usage - 0.0s system + 0.1s user = 0.1s total (0.2s, 71.9% cpu)

xrun: *E,ELBERR: Error during elaboration (status 2), exiting.

 

How should I provide the .cdl file in my ams simulation so that the instance in the schematic connects with the netlist definition in this .cdl file?

 

Many thanks in advance.

 

Best regards,

Can

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information