Stats

  • Locked Locked
  • Replies 4
  • Subscribers 64
  • Views 3992
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

"Verilog in" setup question and compile *E NOTDIR when use config to open mixed-signal sim bench

Jim0318

Hi Supporter,

When I use AMS try to do mixed-signal sim , that have some errors like below:

Firsr I doubt the error is occured at "verlog in" step, But the log is OK, and "verilog in" finished that not any error in CIW. the error will appear when I open a confing view or create a netlist.

So second, I doubt the AMS setup is wrong. But I have try some method to correct it but failed. I really do not know how to correct it,  my "verlog in" setup like below:

The top.v file include some sub modules, and that have some parameters defined in a "file_paramater.v"  file. My all .v files as shown below:

in xxx_dig_top.v file include all the other .v file like below and put the file_paramater.v file into the first line,

and the other sequence of  .v files is provided from our digital designer.

But the compile can not find the parameter when open confing and click "Recompute the hierachy" or create netlist, and appear the error massages like first amage shown in CIW.

My config setup like below: When click the "Recompute the hierachy" the errors will appear in CIW

My AMS setup like below:

ThE "AMS Options" all setup section is default, may I need to set some thing in this? 

BTW,  Does AMS  support to use .v file to run mixed-signal sim directly ?  if yes how to config that?

Thanks for your great support.

Looking forward to your reply!

BR,

Jim

  • Jim,

    You didn't mention which version of the tools you're using - but I would suggest that you pick "AMS Unified Netlister with xrun" on the Netlist and Run options form (as it says, this is recommended, and the OSS flow has now been removed in later versions). One of the reasons that the Unified Netlister flow is recommended is that it doesn't need "shadow" files like the pc.db to exist.

    Andrew

  • in reply to Andrew Beckett

    Hi Andrew,

    Thanks for your timely reply.

    Virtuoso version is 6.1.7-64b.500.23 and xcelium1803.

    I have tried to choose the AMS Unified Netlister with xrun, but failed too, the error is same with before.

    But, these errors will appear in CIW, when click hierarchy editor "recompute the hierachy" button, So I doubt these errors independent of the setting of AMS. Is right?

    Now we use the code that not include parameter, run AMS is OK. But I realy do not know why before code is not work.

    Do you have some other suggestions ?

    Now I try to use .f file to indicate the .v file directory and let AMS automatic compile these .v files. In config digital_top view to use is only select symbol or external HDL .

    But fail too.  hahaha~~~

    I set up like below:

    and the error is:

    Thanks again.

    BR,

    Jim 

  • in reply to Jim0318

    Jim,

    Please contact customer support as debugging this through the forum is pretty hard. I think you said that you can run simulations now, but it wasn't clear what you changed to make that happen. The message about recompute hierarchy is something else - the hierarchy editor needs to analyse the contents to determine hierarchy.

    Andrew

  • in reply to Andrew Beckett

    Hi Andrew,

    It was resolved. Thanks for your great support!

    BR,

    Jim

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.