Stats

  • Locked Locked
  • Replies 4
  • Subscribers 64
  • Views 10294
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Using dyn_floatdcpath in AMS Simulations

baltacican87

Hello,

I would like to find the potential leakage paths due to floating nets in a transient AMS simulation by using Leakage Analysis-based Method option of dyn_floatdcpath check. It works well and it reports the leakage paths if I select spectre as the simulator. However, it doesn't report anything if I select ams as the simulator.

My ultimate goal is to detect the leakage paths in a netlist where some of the views are selected as functional (verilog rtl). Is it possible to have this option? If it is possible, what is the right configuration?

In case it is needed, I have IC6.1.8-64b.

Many thanks in advance.

Best regards,

Can

  • Can,

    Yes, this is possible. We even have a Rapid Adoption Kit on this topic: AMS Designer Checks & Assertions

    Of course, it can't analyse leakage paths through RTL blocks - only through the electrical parts of the design, but the presence of the views is not an obstacle.

    Andrew

  • in reply to Andrew Beckett

    Hi Andrew,

    Many thanks for your answer. I was able to run an ams simulation and get the list of the potential leakage paths correctly. However, I can get this information only when I check the report (right click on results - View Dynamic/Static Violation Report). In "Checks/Asserts", nothing is visible and it is written "disabled" although I mark "Checks/Asserts" checkbox. Moreover, I get "eval err" for the waveforms I select to plot. Interestingly, I can still plot them if I double click on "eval err". In fact, I don't get "eval err" if I unmark "Checks/Asserts" checkbox. However, this is contrary to our goal. Do you have any idea why these issues are happening and how to prevent them?

    Regarding your point on the RTL blocks, I agree. My goal is to detect the potential leakage paths on the analog section of the netlist, not the RTL blocks, which is not possible.

    Many thanks and best regards,

    Can

  • in reply to baltacican87
    baltacican87 said:
    Do you have any idea why these issues are happening and how to prevent them?

    Not without spending some time to try to reproduce it and research it. I am swamped this week, so please contact customer support.

    Andrew

  • in reply to Andrew Beckett

    I understand. We will proceed like that. Thanks anyway for your support.

    Can

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.