Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 2616
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DRC errors while making layout.

Sameerpy

Hi 
I am trying to make layout as I generate from source all  the elements , even without making any connection there are some DRC showing as I  run assura DRC. I don' t know what these are and why they are showing as I not even make any connections. Technology I use is gpdk180nm.
Here are some screenshots.
Schematic       

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.