• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Interface with systemVerilogText cell

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 3349
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Interface with systemVerilogText cell

Doronzzz
Doronzzz over 1 year ago

I'm trying to simulate a toplevel digital logic written in systemVerilog, with array inputs (like input wire [2:0] data_in [15:0]). The problem is that the generated symbol only shows the input port as data_in [2:0]. I'm wondering how can I apply the input data on this cell from a file/other cells in schematic? Also, is it possible to run a systemVerilog testbench with AMS simulator?

  • Cancel
Parents
  • AW202410302125
    AW202410302125 over 1 year ago

    You might need to flatten the array (e.g., data_in [47:0]) and then parse it manually in the testbench or schematic if that fits your design constraints. For applying input data, try using a readmemh or readmemb file to initialize the array if your simulator supports it.

    Regarding the AMS simulator, running a SystemVerilog testbench can be challenging depending on the simulator you're using. Some AMS simulators are limited in their native support for SystemVerilog testbenches, though you might work around it by co-simulating with a digital simulator that fully supports SystemVerilog.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • AW202410302125
    AW202410302125 over 1 year ago

    You might need to flatten the array (e.g., data_in [47:0]) and then parse it manually in the testbench or schematic if that fits your design constraints. For applying input data, try using a readmemh or readmemb file to initialize the array if your simulator supports it.

    Regarding the AMS simulator, running a SystemVerilog testbench can be challenging depending on the simulator you're using. Some AMS simulators are limited in their native support for SystemVerilog testbenches, though you might work around it by co-simulating with a digital simulator that fully supports SystemVerilog.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information