• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Netlisting error

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 1611
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Netlisting error

PE202503078250
PE202503078250 4 months ago

I'm using Virtuoso version 'ICADVM20.1-64b.500.27

I'm running a simulation , choosing 'ams' as the simulator. When I simulate after adding a certain standard cell from my PDK (GF 22FDSOI), I get the below netlisting error:

"*Error* nmpIsLegalVerilogAMS: argument #1 should be a string (type template = "t") - nil
ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
*ERROR* (AMS-1245): AMS UNL netlisting has failed because of errors in the design.
Right-click the test name on the Outputs assistant pane
and check Output Log->Netlister Log for errors.
Correct your design and netlist again.
...unsuccessful.
*Error* failed at creating netlist"


The netlister log has only the below info:

INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the

"/sim/**/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set

simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file

before invoking Verilog netlister.

INFO (VLOGNET-62): Database internal net names will be printed for floating
instance ports. To prevent
them from being printed, set
simVerilogProcessNullPorts = t either in CIW or
the .simrc file.

INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist
Configuration list.
If you want to print only those cellviews that need to be
re-netlisted in the
list, set simVerilogIncrementalNetlistConfigList = t either
in CIW or the
.simrc file.

INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to
"z". To get inout
pins with initial state of "0", set
hnlVerilogIOInitStimulusStr = "0"
either in CIW or the .simrc file.

WARNING (OSSHNL-941): Failed to open the sameCellNamesInMultipleLibs file
'/sim/**/netlist/digital/ihnl/sameCellNamesInMultipleLibs', in the append mode.
Ensure that you have the write permission
for the mentioned file.

INFO (VLOGNET-118): Using connection by name (explicit connections) for all
stopping and
non-stopping cells.



How do I debug the error ?

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information