• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Illegal argument for signal access function [4.3(AMSLRM...

Stats

  • Replies 1
  • Subscribers 64
  • Views 343
  • Members are here 0

Illegal argument for signal access function [4.3(AMSLRM)]. Verilog AMS error.

BS20240726490
BS20240726490 2 months ago

hello exports,

wonder if I can find some help here. 

I want to display the analog signal's voltage at digital clock edge in VerilogAMS code. the compiler keeps telling me this hierarchical signal access is illegal. is there a way to achieve this? the hierarchy path is definitely right as it can compile if I remove "V()" although I don't get the right voltage answer. 

                 ncelab: *E,ILLSARG (..../verilogams/verilog.vams,735|52): Illegal argument for signal access function [4.3(AMSLRM)].

module testbench

   always @(negedge clk ) begin

   ...
      $display("====  %g  ", V(top.sub.leaf) );
   ...
   end

   analog begin 

   ...

   end

endmodule

  • Sign in to reply
  • Cancel
Parents
  • Saloni Chhabra
    Saloni Chhabra 2 months ago

    Hi,

    If $display("==== %g ", top.sub.leaf ) doesn't error out without using V() function, it implies that port/signal 'top.sub.leaf' is not electrical or analog. This also explains why you get an error when you use V(). To debug this, try launching an interactive simulation in Simvision and investigate the signals in the block and their datatype. If you need help in debugging your mixed-signal simulation, please log a case through http://ask.cadence.com.

    Regards,

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Reply
  • Saloni Chhabra
    Saloni Chhabra 2 months ago

    Hi,

    If $display("==== %g ", top.sub.leaf ) doesn't error out without using V() function, it implies that port/signal 'top.sub.leaf' is not electrical or analog. This also explains why you get an error when you use V(). To debug this, try launching an interactive simulation in Simvision and investigate the signals in the block and their datatype. If you need help in debugging your mixed-signal simulation, please log a case through http://ask.cadence.com.

    Regards,

    Saloni

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information