• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Database corruption after rip up etch

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    2 replies • 13774 views
  • Discussion

    Dynamic copper fill problem

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12755 views
  • Discussion

    Dynamic copper fill problem

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12723 views
  • Discussion

    Dynamic copper fill problem(?)

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12648 views
  • Discussion

    15.7 constraint manager crashing

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 13125 views
  • Discussion

    Export Possibilities for PCB Editor and Design Entry

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    5 replies • 14566 views
  • Discussion

    PCAD to Allegro

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    8 replies • 18140 views
  • Discussion

    Why equal length?

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    2 replies • 14035 views
  • Discussion

    How to determine the SI parameters?

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    4 replies • 14388 views
  • Discussion

    2 SI Question,thanks

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    2 replies • 985 views
  • Discussion

    Error of Export ODB++ Inside..

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    3 replies • 21058 views
  • Discussion

    Creation of ebd in SpecctraQuest

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 13048 views
  • Discussion

    Orcad edif design problems

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 13986 views
  • Discussion

    15.5.1:0DRCs, 15.7:860DRCs!

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    4 replies • 1386 views
  • Discussion

    Datum dimensio in Allegro 15.5.1

    Category: PCB Design

    By archive

    $usertype

    •

    started over 19 years ago

    0 replies • 12905 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information