• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Orcad CIS Variant Bom Missing

    Category: PCB Design

    By pornchai pornchai

    •

    started over 5 years ago

    0 replies • 12074 views
  • Discussion

    Is it possible to find or create a Pspice model for the JT3028, LD7552 components?

    Category: PCB Design

    By eletmoraes eletmoraes

    •

    updated over 5 years ago by AvengerThanos

    1 replies • 12293 views
  • Discussion

    Error: CMFBC-1 The schematic and the layout constraints were not synchronized

    Category: PCB Design

    By CC24 CC24

    •

    updated over 5 years ago by AvengerThanos

    1 replies • 13608 views
  • Discussion

    Easy way to add "charging pads" to PCB/Case Assembly

    Category: PCB Design

    By Squad mind Squad mind

    •

    updated over 5 years ago by redwire

    1 replies • 2158 views
  • Discussion

    Advance Annotation error

    Category: PCB Design

    By FormerMember FormerMember

    •

    started over 5 years ago

    0 replies • 2764 views
  • Discussion

    Why a new Package update generate DRC error after waiving ?

    Category: PCB Design

    By Cailloux Cailloux

    •

    started over 5 years ago

    0 replies • 12271 views
  • Discussion

    Capture Constraint Man anger

    Category: PCB Design

    By Lock2002 Lock2002

    •

    updated over 5 years ago by steve

    1 replies • 12832 views
  • Discussion

    Placement by Schematic Page Problem (Not Displaying All Page)

    Category: PCB Design

    By ravenclaw ravenclaw

    •

    started over 5 years ago

    0 replies • 12575 views
  • Discussion

    allegro schematic Hierarchy

    Category: PCB Design

    By abdul000 abdul000

    •

    started over 5 years ago

    0 replies • 11897 views
  • Discussion

    S2P file format

    Category: PCB Design

    By Ashika Kaur Ashika Kaur

    •

    started over 5 years ago

    0 replies • 12230 views
  • Discussion

    What is SPIF stand for ?

    Category: PCB Design

    By Cailloux Cailloux

    •

    updated over 5 years ago by DavidJHutchins

    1 replies • 12904 views
  • Discussion

    Is it possible to delete an only one rastnet instead "delete all" in allegro 16.6?

    Category: PCB Design

    By EuSV EuSV

    •

    updated over 5 years ago by Dennisco

    1 replies • 2058 views
  • Discussion

    Is it normal that allegro 16.6 "add connect" action doesn't allow drawing track paths as you want?

    Category: PCB Design

    By EuSV EuSV

    •

    updated over 5 years ago by joma

    1 replies • 1261 views
  • Discussion

    Enable Undo/Redo in Part Editor

    Category: PCB Design

    By Bijanbina Bijanbina

    •

    updated over 5 years ago by TheNewb2

    1 replies • 2920 views
  • Discussion

    how to lock alias in page view

    Category: PCB Design

    By tennywhy tennywhy

    •

    updated over 5 years ago by tennywhy

    1 replies • 12252 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information