• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    testprep parameter question

    Category: PCB Design

    By archive

    $usertype

    •

    started over 19 years ago

    0 replies • 12740 views
  • Discussion

    Table template can be filled automatically

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 13250 views
  • Discussion

    fail to circular void a solid shape

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 13838 views
  • Discussion

    selective thermal ties

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 13563 views
  • Discussion

    Auto Silkscreen

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    4 replies • 14462 views
  • Discussion

    Searchable PDF in Windows(Bottom Side)

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    7 replies • 4958 views
  • Discussion

    DFA Audit

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 13210 views
  • Discussion

    DesignTools - New Release

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    3 replies • 1477 views
  • Discussion

    Problem deleting layers in stackup

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    3 replies • 19754 views
  • Discussion

    scheduling xnets

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 13427 views
  • Discussion

    Differential Impedance

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 14589 views
  • Discussion

    Hspice Co-simulation Error

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    4 replies • 15661 views
  • Discussion

    Orcad vs Capture Compatibility

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 13563 views
  • Discussion

    Linking Concept HDL to Microsoft Access Database

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    4 replies • 14946 views
  • Discussion

    Changing Testpoint Vias

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    4 replies • 15875 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information