• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Shorting 2 nets by a via in Schematic

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    5 replies • 19614 views
  • Discussion

    allegro export ICX error!!!! help!!!

    Category: PCB Design

    By archive

    $usertype

    •

    started over 19 years ago

    0 replies • 12780 views
  • Discussion

    Assembly Drawing Methods

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    6 replies • 20223 views
  • Discussion

    Check out the new Polls in the forums

    Category: PCB Design

    By archive

    $usertype

    •

    started over 19 years ago

    0 replies • 12650 views
  • Discussion

    Check out the new Polls in the forums

    Category: PCB Design

    By archive

    $usertype

    •

    started over 19 years ago

    0 replies • 12673 views
  • Discussion

    modules

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 13857 views
  • Discussion

    Reading back the wysiwyg artwork settings?

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    5 replies • 14398 views
  • Discussion

    IPCD356 Netlist problems

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    3 replies • 15656 views
  • Discussion

    Strange DRC errors

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 13611 views
  • Discussion

    Hole data chart - drill template

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 1167 views
  • Discussion

    Co-simulation with S-para block

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    3 replies • 13775 views
  • Discussion

    Antipads missing

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 14499 views
  • Discussion

    REUSE MODULE

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    2 replies • 13784 views
  • Discussion

    Editing Copper pours V14.2 -vs- V15.5

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 778 views
  • Discussion

    OrCAD TO Allegro Attributes

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 19 years ago by archive

    1 replies • 13808 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information