• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. How to do LVS when there is an NPORT?

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 14522
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to do LVS when there is an NPORT?

HamidKhatibi
HamidKhatibi over 11 years ago

Hi

I had to design my own transmission lines in layout and I have used HFSS to EM simulate the structure and then I use the result by employing NPORT in my schematic.

The problem is that I cannot run LVS since it does not produce netlist for a schematic that contains NPORT.

 

Any idea how I can run LVS while keeping my transmission line?

 

Best 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    It depends on whether you want to be able to recognize the structure as part of the LVS, or whether it is just going to be seen as routing by LVS.

    Either way, I would probably create a symbol for the structure, and then have two schematics. One schematic would connect all the ports of the symbol to corresponding ports of the nport - so it's a simple wrapper around the nport.

    The second schematic would be for LVS - and this would either use cds_thru (from basic) to create effective shorts between the pins representing the opposite ends of each line, or it would use metal resistor components from your PDK. If use use the latter, you could mark the nets on the layout with whatever marker is used to identify a metal resistor (or place an instance of the metal resistor). This allows you (at least) to verify that there is something specific on the layout to distinguish it from a simple metal track - but whether it is worth doing this or not is debatable, since what you'd be verifying is nothing more than the presence of some marker layers...

    There's probably other ways, but hopefully this is a start.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • HamidKhatibi
    HamidKhatibi over 11 years ago

     Thank you so much Andrew.

    Finally I replaced the TL with PINs to do the LVS.

     

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information