• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Transient Output Log

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 63
  • Views 13922
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Transient Output Log

Sai Goutham
Sai Goutham over 11 years ago

Hello all,

          I am a newbie to cadence and want to understand output log of cadence well. I attached an image of output log as it appears during transient analysis.  Is it normal to get such a message ?  Can you please explain how to verify if my circuits violates any of the above conditions ?

 

Regards. 

  • TRAN_OUTPUT.PNG
  • View
  • Hide
  • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    All this is telling you is that there are some assertions (device checks) defined in your model files, and that they are all turned on. Depending on the value of "checklimitdest" (on the Simulation->Options->Analog form), you can control whether the violations get reported in the log file, in a separate file, or in the PSF results (can be both the log/external file and PSF). If saved to PSF, you can access them via Results->Violations Display, but also by looking in the results browser.

    Precisely what the device checks are for is dependent upon the implementation in your models. Hopefully somebody has documented them...

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Sai Goutham
    Sai Goutham over 11 years ago

    Thank you for your answer Mr. Beckett. I see "Vbs-Vds getting forward biased " warning in my output log for transient simulations. Is this a problem to my circuit ? I have attached an image showing it.

     

    Thanks. 

    • Capture.PNG
    • View
    • Hide
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 11 years ago

    If a diode is being forward biased, that's probably not a good thing, since it means you'll end up having current flow through the bulk. But whether this is real depends on the implementation of the check - and that's specific to your technology. You should consult the documentation for the models, and if it's not covered there, you should ask whoever provided the models or whoever implemented the checks.

    Not really something I can answer reliably without visibility of the design and your models.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information