• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Noise Aware PLL Design Flow

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 62
  • Views 7491
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Noise Aware PLL Design Flow

DenAk
DenAk over 10 years ago

Hello! Faced with problem of LPF model. At pllmmlib it looks like a cell but how can i set it's parameters? Besides it has only two ports but LPF can have three ports what should i do in this case?


Thanks in advance!

BR,

Denis

  • Cancel
  • Tawna
    Tawna over 10 years ago

    Hi Denis,

     

    Just so you are aware, the PLL Noise Aware flow has been "end of lifed" (no longer supported) for some time now.

    You didn't mention the version of Spectre and Virtuoso that you were using.  Always good to provide that information when submitting a question to the Cadence RF forum.

    virtuoso -W

    spectre -W

    commands typed into an xterm will give this information.

     

    best regards,

    Tawna

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • DenAk
    DenAk over 10 years ago

    Thank You for fast reply! I use IC5.1.41 and MMSIM7.2. Are there any alternative ways of pll analysis? And could you please explain how to define an LPF? Could it be extracted in the same manner as VCO or PFD-CP? I understood it's no longer supported but for educational purpose it would be a good example of using behavioural models .

    Regards,

    Denis

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Nowadays we're generally advocating using a phase-domain model approach for fast PLL simulation and analysis of the stability and noise in the loop. See the PLL Workshop on

    Note however that the database for this example is assuming IC616 and MMSIM13.1 or MMSIM14.1
    Another idea would be to look at Predicting the phase noise and jitter of PLL-based frequency synthesizers
    Regards,
    Andrew.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • DenAk
    DenAk over 10 years ago
    Thank you Andrew! Hope it helps me! Best Regards, Denis
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information