Stats

Locked Locked
Replies 4
Subscribers 62
Views 7497
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Noise Aware PLL Design Flow

Hello! Faced with problem of LPF model. At pllmmlib it looks like a cell but how can i set it's parameters? Besides it has only two ports but LPF can have three ports what should i do in this case?

Thanks in advance!

BR,

Denis

Parents

Andrew Beckett over 10 years ago

Nowadays we're generally advocating using a phase-domain model approach for fast PLL simulation and analysis of the stability and noise in the loop. See the PLL Workshop on

Note however that the database for this example is assuming IC616 and MMSIM13.1 or MMSIM14.1

Another idea would be to look at Predicting the phase noise and jitter of PLL-based frequency synthesizers

Regards,

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Andrew Beckett over 10 years ago

Nowadays we're generally advocating using a phase-domain model approach for fast PLL simulation and analysis of the stability and noise in the loop. See the PLL Workshop on

Note however that the database for this example is assuming IC616 and MMSIM13.1 or MMSIM14.1

Another idea would be to look at Predicting the phase noise and jitter of PLL-based frequency synthesizers

Regards,

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.