Stats

Locked Locked
Replies 5
Subscribers 63
Views 19114
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Stability analysis of PLL

I am designing a PLL and I want to plot the frequency response of it. I have chosen to plot it using STB analysis in cadence. So what I have done is I did break the feedback loop from frequency divider to PFD and inserted a probe. I have the figure which shows how I have given the inputs. But the output that I get is as given below which is incorrect. My question is, Is it the correct way to plot the frequency response of pll? If it is then where am I going wrong? What should I modify for a proper output?

Parents

Andrew Beckett over 8 years ago

This won't work. The stb analysis is a small signal analysis around a particular bias point (operating point). Almost certainly your PLL doesn't have a small signal loop gain - so this can't work.

You might want to look at this PLL Verification Workshop (one of our Rapid Adoption Kits) to help guide you with approaches for PLL verification.

Regards,

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Andrew Beckett over 8 years ago

This won't work. The stb analysis is a small signal analysis around a particular bias point (operating point). Almost certainly your PLL doesn't have a small signal loop gain - so this can't work.

You might want to look at this PLL Verification Workshop (one of our Rapid Adoption Kits) to help guide you with approaches for PLL verification.

Regards,

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Children

Rena over 6 years ago in reply to Andrew Beckett

Hello Andrew,

I'm facing the similar problem.. I'm not getting how to do stability analysis for PLL. I couldn't able to access the link (PLL verification Workshop) which you have given above to check.
Cancel
Vote Up 0 Vote Down

Cancel
Andrew Beckett over 6 years ago in reply to Rena

If you are a maintained customer, you should be able to register with the support site for access. If you are a University student, you will need to get your university program contact (probably the relevant professor) to do this as they have the link. If you're under the Europractice scheme, then you may need to contact Europractice to find out how to get your login.

Kind Regards,

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel
Rena over 6 years ago in reply to Andrew Beckett

Hello Andrew

Now I got the required login credentials and I could able to login, after accepting the license agreement and tried to access the above mentioned link, i'm getting the following error

"

The content you are trying to access has been retired and is no longer available."
Cancel
Vote Up 0 Vote Down

Cancel
Andrew Beckett over 6 years ago in reply to Rena

Here's a link to the current versions:

PLL Verification

PLL Verification (Using ADE Explorer and XCELIUM)

Andrew.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.