Stats

Replies 3
Subscribers 65
Views 2201
Members are here 0

Can't create plating bar in SIP

VLSI88 over 11 years ago

I was working with 16.5 SiP version and I couldnot create the plating bar. It kept giving me this message:

Symbol extents are greater than the drawing extents ... increase the drawing extents.

I looked at the dwg extent it was set way more than it should be still did not work.

Please help.

Thanks so much

Parents

BillAcito over 11 years ago

What are your design units, and what distance away from the package edge are you entering in for the pbar?
Bill
Cancel
Vote Up 0 Vote Down

Sign in to reply

Cancel

Reply

BillAcito over 11 years ago

What are your design units, and what distance away from the package edge are you entering in for the pbar?
Bill
Cancel
Vote Up 0 Vote Down

Sign in to reply

Cancel

Children

No Data

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.