• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD

Allegro X APD

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

Allegro X APD

Latest Posts

  • Create a new Post
  • Discussion

    How to change wirebond group in APD16.2? How to use reconnect wire bond in APD16.2?

    Category: Allegro X APD

    By Alice

    •

    updated over 17 years ago by Alice

    2 replies • 15066 views
  • Discussion

    Moving Wire Bond in APD16.2 results disconnect Wire and it's Bond Finger

    Category: Allegro X APD

    By Alice

    •

    updated over 17 years ago by Tyler

    7 replies • 6625 views
  • Discussion

    BGA CSP 3D EM tools

    Category: Allegro X APD

    By romencubillo

    •

    started over 17 years ago

    0 replies • 13832 views
  • Discussion

    How to connect top Vss/Vcc net to inner plane segment?

    Category: Allegro X APD

    By yybs

    •

    updated over 17 years ago by archive

    1 replies • 1585 views
  • Discussion

    .* file extensions ...

    Category: Allegro X APD

    By Amritapuri

    •

    updated over 17 years ago by Amritapuri

    5 replies • 20375 views
  • Discussion

    maximum DC current in wirebond

    Category: Allegro X APD

    By elipseA

    •

    updated over 17 years ago by Amritapuri

    3 replies • 15398 views
  • Discussion

    Single layer boards

    Category: Allegro X APD

    By labrat7

    •

    updated over 17 years ago by labrat7

    10 replies • 21636 views
  • Discussion

    Net shielding

    Category: Allegro X APD

    By Alin

    •

    started over 17 years ago

    0 replies • 14074 views
  • Discussion

    EDN blogger talks about Allegro 16.2 release

    Category: Allegro X APD

    By archive

    •

    started over 17 years ago

    0 replies • 13909 views
  • Discussion

    Of interest: "Chips-in-a-SiP” are a circuit simulation headache"

    Category: Allegro X APD

    By archive

    •

    started over 17 years ago

    0 replies • 786 views
  • Discussion

    Routing with Cadence SiP 16.01: how to use Virtual pin

    Category: Allegro X APD

    By archive

    •

    started over 17 years ago

    0 replies • 13873 views
  • Discussion

    Could I assign hostname to env file?

    Category: Allegro X APD

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14600 views
  • Discussion

    Allegro IC Package

    Category: Allegro X APD

    By archive

    •

    updated over 18 years ago by archive

    5 replies • 16593 views
  • Discussion

    From Virtuoso Layout to package & PCB

    Category: Allegro X APD

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 8873 views
  • Discussion

    find net in constraint manager and it will show this net in mcm file

    Category: Allegro X APD

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 15010 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information