• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X APD

Allegro X APD

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

Allegro X APD

Latest Posts

  • Create a new Post
  • Discussion

    BGA Design with a Die Cavity

    Category: Allegro X APD

    By TimR

    $usertype

    •

    updated over 16 years ago by cmoll

    1 replies • 13399 views
  • Discussion

    How to change wirebond group in APD16.2? How to use reconnect wire bond in APD16.2?

    Category: Allegro X APD

    By Alice

    $usertype

    •

    updated over 16 years ago by Alice

    2 replies • 13607 views
  • Discussion

    Moving Wire Bond in APD16.2 results disconnect Wire and it's Bond Finger

    Category: Allegro X APD

    By Alice

    $usertype

    •

    updated over 16 years ago by Tyler

    7 replies • 5410 views
  • Discussion

    BGA CSP 3D EM tools

    Category: Allegro X APD

    By romencubillo

    $usertype

    •

    started over 16 years ago

    0 replies • 12599 views
  • Discussion

    How to connect top Vss/Vcc net to inner plane segment?

    Category: Allegro X APD

    By yybs

    $usertype

    •

    updated over 16 years ago by archive

    1 replies • 1183 views
  • Discussion

    .* file extensions ...

    Category: Allegro X APD

    By Amritapuri

    $usertype

    •

    updated over 16 years ago by Amritapuri

    5 replies • 18109 views
  • Discussion

    maximum DC current in wirebond

    Category: Allegro X APD

    By elipseA

    $usertype

    •

    updated over 16 years ago by Amritapuri

    3 replies • 13916 views
  • Discussion

    Single layer boards

    Category: Allegro X APD

    By labrat7

    $usertype

    •

    updated over 16 years ago by labrat7

    10 replies • 18999 views
  • Discussion

    Net shielding

    Category: Allegro X APD

    By Alin

    $usertype

    •

    started over 17 years ago

    0 replies • 12848 views
  • Discussion

    EDN blogger talks about Allegro 16.2 release

    Category: Allegro X APD

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12681 views
  • Discussion

    Of interest: "Chips-in-a-SiP” are a circuit simulation headache"

    Category: Allegro X APD

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 632 views
  • Discussion

    Routing with Cadence SiP 16.01: how to use Virtual pin

    Category: Allegro X APD

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12595 views
  • Discussion

    Could I assign hostname to env file?

    Category: Allegro X APD

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13281 views
  • Discussion

    Allegro IC Package

    Category: Allegro X APD

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    5 replies • 14835 views
  • Discussion

    From Virtuoso Layout to package & PCB

    Category: Allegro X APD

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 7947 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information